The Design of Network Camera System Based on TMS320DM642 by 邱晓彬
 
 
10384                                             










The Design of Network Camera System  
Based on TMS320DM642 
 
   
 
  
     
2011 5  
2011    
2011    
 
 
           










































     1.
        




                           
















































With the development of society and internet technology, video surveillance has 
become digitalized and networked. Network camera, which is the new generation 
equipment for video surveillance, has caused a tremendous progress in the field of 
video surveillance system. Designing a network camera with high performance, easy 
expanding and easy updating is one of the most popular researches nowadays. This 
paper is to design a network camera based on DSP and H.264. 
To encode CIF resolution video of monitor system in real-time, this thesis adopts 
the high-performance multimedia digital signal processor DM642. X264, which is one 
of the open H.264 codec software, is chosen to be the source program in this paper. 
The main task of this paper is to transplant the x264 from VC platform to DM642 
hardware platform and optimize the code based on DM642. The purpose of 
transplantation is that make sure the DM642 can run x264 successfully. The 
optimization includes two aspects: algorithm level and program level. Algorithm level 
optimization is about the Motion Estimation (ME) algorithm. To improve the 
encoding speed of the ME algorithm in x264, an optimized algorithm is proposed in 
this paper on three aspects via the modified scheme of the threshold selection, early 
termination of condition and big hexagon search mode. Program level optimization 
includes project-level optimization, C language-level optimization, linear assembly 
optimization and memory optimization, etc. We propose the optimization strategy of 
two-level Cache and change C code into compiled code in order to make the original 
code more suitable for DM642. 
The experiment results show that optimized x264 encoder can encode 30 frames 
per second for slow-moving CIF resolution video, compare with the most encode 
speed of 18~28 fps in the existing technique based on DM642, the optimized in this 
paper could increase 15 percent in encoding performance. Besides, the other 
experiment dates demonstrate that the optimized x264 can encode the live video in 
real-time, meet the need and high-resolution requirement of network camera system. 
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